Annotation of prex/sys/arch/arm/include/cpu.h, Revision 1.1.1.1
1.1 nbrk 1: /*
2: * Copyright (c) 2005, Kohsuke Ohtani
3: * All rights reserved.
4: *
5: * Redistribution and use in source and binary forms, with or without
6: * modification, are permitted provided that the following conditions
7: * are met:
8: * 1. Redistributions of source code must retain the above copyright
9: * notice, this list of conditions and the following disclaimer.
10: * 2. Redistributions in binary form must reproduce the above copyright
11: * notice, this list of conditions and the following disclaimer in the
12: * documentation and/or other materials provided with the distribution.
13: * 3. Neither the name of the author nor the names of any co-contributors
14: * may be used to endorse or promote products derived from this software
15: * without specific prior written permission.
16: *
17: * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
18: * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
19: * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
20: * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
21: * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
22: * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
23: * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
24: * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
25: * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
26: * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
27: * SUCH DAMAGE.
28: */
29:
30: #ifndef _ARM_CPU_H
31: #define _ARM_CPU_H
32:
33: /*
34: * ARM Processor Status Register
35: */
36: #define PSR_MODE 0x0000001f
37: #define PSR_USR_MODE 0x00000010
38: #define PSR_FIQ_MODE 0x00000011
39: #define PSR_IRQ_MODE 0x00000012
40: #define PSR_SVC_MODE 0x00000013
41: #define PSR_ABT_MODE 0x00000017
42: #define PSR_UND_MODE 0x0000001b
43: #define PSR_SYS_MODE 0x0000001f
44:
45: #define PSR_THUMB 0x00000020
46: #define PSR_FIQ_DIS 0x00000040
47: #define PSR_IRQ_DIS 0x00000080
48:
49:
50: #ifdef __gba__
51: #define PSR_APP_MODE PSR_SYS_MODE
52: #else
53: #define PSR_APP_MODE PSR_USR_MODE
54: #endif
55:
56: #ifndef __ASSEMBLY__
57:
58: #endif /* !__ASSEMBLY__ */
59:
60: #endif /* !_ARM_CPU_H */
CVSweb