Return to cia_bus_mem.c CVS log | Up to [local] / sys / arch / alpha / pci |
File: [local] / sys / arch / alpha / pci / cia_bus_mem.c (download)
Revision 1.1.1.1 (vendor branch), Tue Mar 4 16:04:45 2008 UTC (16 years, 6 months ago) by nbrk
Import of OpenBSD 4.2 release kernel tree with initial code to support Jornada 720/728, StrongARM 1110-based handheld PC. At this point kernel roots on NFS and boots into vfs_mountroot() and traps. What is supported: - glass console, Jornada framebuffer (jfb) works in 16bpp direct color mode (needs some palette tweaks for non black/white/blue colors, i think) - saic, SA11x0 interrupt controller (needs cleanup) - sacom, SA11x0 UART (supported only as boot console for now) - SA11x0 GPIO controller fully supported (but can't handle multiple interrupt handlers on one gpio pin) - sassp, SSP port on SA11x0 that attaches spibus - Jornada microcontroller (jmcu) to control kbd, battery, etc throught the SPI bus (wskbd attaches on jmcu, but not tested) - tod functions seem work - initial code for SA-1111 (chip companion) : this is TODO Next important steps, i think: - gpio and intc on sa1111 - pcmcia support for sa11x0 (and sa1111 help logic) - REAL root on nfs when we have PCMCIA support (we may use any of supported pccard NICs) - root on wd0! (using already supported PCMCIA-ATA) |
/* $OpenBSD: cia_bus_mem.c,v 1.8 2001/11/06 19:53:13 miod Exp $ */ /* $NetBSD: cia_bus_mem.c,v 1.7 1996/11/25 03:46:09 cgd Exp $ */ /* * Copyright (c) 1996 Carnegie-Mellon University. * All rights reserved. * * Author: Chris G. Demetriou * * Permission to use, copy, modify and distribute this software and * its documentation is hereby granted, provided that both the copyright * notice and this permission notice appear in all copies of the * software, derivative works or modified versions, and any portions * thereof, and that both notices appear in supporting documentation. * * CARNEGIE MELLON ALLOWS FREE USE OF THIS SOFTWARE IN ITS "AS IS" * CONDITION. CARNEGIE MELLON DISCLAIMS ANY LIABILITY OF ANY KIND * FOR ANY DAMAGES WHATSOEVER RESULTING FROM THE USE OF THIS SOFTWARE. * * Carnegie Mellon requests users of this software to return to * * Software Distribution Coordinator or Software.Distribution@CS.CMU.EDU * School of Computer Science * Carnegie Mellon University * Pittsburgh PA 15213-3890 * * any improvements or extensions that they make and grant Carnegie the * rights to redistribute these changes. */ #include <sys/param.h> #include <sys/systm.h> #include <sys/malloc.h> #include <sys/syslog.h> #include <sys/device.h> #include <uvm/uvm_extern.h> #include <machine/bus.h> #include <alpha/pci/ciareg.h> #include <alpha/pci/ciavar.h> #define CHIP cia #define CHIP_EX_MALLOC_SAFE(v) (((struct cia_config *)(v))->cc_mallocsafe) #define CHIP_D_MEM_EXTENT(v) (((struct cia_config *)(v))->cc_d_mem_ex) #define CHIP_S_MEM_EXTENT(v) (((struct cia_config *)(v))->cc_s_mem_ex) /* Dense region 1 */ #define CHIP_D_MEM_W1_BUS_START(v) 0x00000000UL #define CHIP_D_MEM_W1_BUS_END(v) 0xffffffffUL #define CHIP_D_MEM_W1_SYS_START(v) CIA_PCI_DENSE #define CHIP_D_MEM_W1_SYS_END(v) (CIA_PCI_DENSE + 0xffffffffUL) /* Sparse region 1 */ #define CHIP_S_MEM_W1_BUS_START(v) \ HAE_MEM_REG1_START(((struct cia_config *)(v))->cc_hae_mem) #define CHIP_S_MEM_W1_BUS_END(v) \ (CHIP_S_MEM_W1_BUS_START(v) + HAE_MEM_REG1_MASK) #define CHIP_S_MEM_W1_SYS_START(v) \ CIA_PCI_SMEM1 #define CHIP_S_MEM_W1_SYS_END(v) \ (CIA_PCI_SMEM1 + ((HAE_MEM_REG1_MASK + 1) << 5) - 1) /* Sparse region 2 */ #define CHIP_S_MEM_W2_BUS_START(v) \ HAE_MEM_REG2_START(((struct cia_config *)(v))->cc_hae_mem) #define CHIP_S_MEM_W2_BUS_END(v) \ (CHIP_S_MEM_W2_BUS_START(v) + HAE_MEM_REG2_MASK) #define CHIP_S_MEM_W2_SYS_START(v) \ CIA_PCI_SMEM2 #define CHIP_S_MEM_W2_SYS_END(v) \ (CIA_PCI_SMEM2 + ((HAE_MEM_REG2_MASK + 1) << 5) - 1) /* Sparse region 3 */ #define CHIP_S_MEM_W3_BUS_START(v) \ HAE_MEM_REG3_START(((struct cia_config *)(v))->cc_hae_mem) #define CHIP_S_MEM_W3_BUS_END(v) \ (CHIP_S_MEM_W3_BUS_START(v) + HAE_MEM_REG3_MASK) #define CHIP_S_MEM_W3_SYS_START(v) \ CIA_PCI_SMEM3 #define CHIP_S_MEM_W3_SYS_END(v) \ (CIA_PCI_SMEM3 + ((HAE_MEM_REG3_MASK + 1) << 5) - 1) #include "pci_swiz_bus_mem_chipdep.c"