File: [local] / sys / arch / hppa / dev / cpu.c (download)
Revision 1.1.1.1 (vendor branch), Tue Mar 4 16:05:42 2008 UTC (16 years, 4 months ago) by nbrk
Branch: OPENBSD_4_2_BASE, MAIN
CVS Tags: jornada-partial-support-wip, HEAD Changes since 1.1: +0 -0 lines
Import of OpenBSD 4.2 release kernel tree with initial code to support
Jornada 720/728, StrongARM 1110-based handheld PC.
At this point kernel roots on NFS and boots into vfs_mountroot() and traps.
What is supported:
- glass console, Jornada framebuffer (jfb) works in 16bpp direct color mode
(needs some palette tweaks for non black/white/blue colors, i think)
- saic, SA11x0 interrupt controller (needs cleanup)
- sacom, SA11x0 UART (supported only as boot console for now)
- SA11x0 GPIO controller fully supported (but can't handle multiple interrupt
handlers on one gpio pin)
- sassp, SSP port on SA11x0 that attaches spibus
- Jornada microcontroller (jmcu) to control kbd, battery, etc throught
the SPI bus (wskbd attaches on jmcu, but not tested)
- tod functions seem work
- initial code for SA-1111 (chip companion) : this is TODO
Next important steps, i think:
- gpio and intc on sa1111
- pcmcia support for sa11x0 (and sa1111 help logic)
- REAL root on nfs when we have PCMCIA support (we may use any of supported pccard NICs)
- root on wd0! (using already supported PCMCIA-ATA)
|
/* $OpenBSD: cpu.c,v 1.28 2004/12/28 05:18:25 mickey Exp $ */
/*
* Copyright (c) 1998-2003 Michael Shalayeff
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR OR HIS RELATIVES BE LIABLE FOR ANY DIRECT,
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF MIND, USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
* STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
* IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
* THE POSSIBILITY OF SUCH DAMAGE.
*/
#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <sys/reboot.h>
#include <machine/cpufunc.h>
#include <machine/pdc.h>
#include <machine/reg.h>
#include <machine/iomod.h>
#include <machine/autoconf.h>
#include <hppa/dev/cpudevs.h>
struct cpu_softc {
struct device sc_dev;
hppa_hpa_t sc_hpa;
void *sc_ih;
};
int cpumatch(struct device *, void *, void *);
void cpuattach(struct device *, struct device *, void *);
struct cfattach cpu_ca = {
sizeof(struct cpu_softc), cpumatch, cpuattach
};
struct cfdriver cpu_cd = {
NULL, "cpu", DV_DULL
};
int
cpumatch(parent, cfdata, aux)
struct device *parent;
void *cfdata;
void *aux;
{
struct confargs *ca = aux;
struct cfdata *cf = cfdata;
/* there will be only one for now XXX */
/* probe any 1.0, 1.1 or 2.0 */
if (cf->cf_unit > 0 ||
ca->ca_type.iodc_type != HPPA_TYPE_NPROC ||
ca->ca_type.iodc_sv_model != HPPA_NPROC_HPPA)
return 0;
return 1;
}
int
cpu_hardclock(void *v)
{
hardclock(v);
return (1);
}
void
cpuattach(parent, self, aux)
struct device *parent;
struct device *self;
void *aux;
{
/* machdep.c */
extern struct pdc_model pdc_model;
extern struct pdc_cache pdc_cache;
extern struct pdc_btlb pdc_btlb;
extern u_int cpu_ticksnum, cpu_ticksdenom;
extern u_int fpu_enable;
struct cpu_softc *sc = (struct cpu_softc *)self;
struct confargs *ca = aux;
u_int mhz = 100 * cpu_ticksnum / cpu_ticksdenom;
const char *p;
printf (": %s ", cpu_typename);
if (pdc_model.hvers) {
static const char lvls[4][4] = { "0", "1", "1.5", "2" };
printf("L%s-%c ", lvls[pdc_model.pa_lvl], "AB"[pdc_model.mc]);
}
printf ("%d", mhz / 100);
if (mhz % 100 > 9)
printf(".%02d", mhz % 100);
printf("MHz");
if (fpu_enable) {
extern u_int fpu_version;
u_int32_t ver[2];
mtctl(fpu_enable, CR_CCR);
__asm volatile(
"fstds %%fr0,0(%0)\n\t"
"copr,0,0\n\t"
"fstds %%fr0,0(%0)"
:: "r" (&ver) : "memory");
mtctl(0, CR_CCR);
fpu_version = HPPA_FPUVER(ver[0]);
printf(", FPU %s rev %d",
hppa_mod_info(HPPA_TYPE_FPU, fpu_version >> 5),
fpu_version & 0x1f);
}
printf("\n%s: ", self->dv_xname);
p = "";
if (!pdc_cache.dc_conf.cc_sh) {
printf("%uK(%db/l) Icache, ",
pdc_cache.ic_size / 1024, pdc_cache.ic_conf.cc_line * 16);
p = "D";
}
printf("%uK(%db/l) wr-%s %scache, ",
pdc_cache.dc_size / 1024, pdc_cache.dc_conf.cc_line * 16,
pdc_cache.dc_conf.cc_wt? "thru" : "back", p);
p = "";
if (!pdc_cache.dt_conf.tc_sh) {
printf("%u ITLB, ", pdc_cache.it_size);
p = "D";
}
printf("%u %scoherent %sTLB",
pdc_cache.dt_size, pdc_cache.dt_conf.tc_cst? "" : "in", p);
if (pdc_btlb.finfo.num_c)
printf(", %u BTLB", pdc_btlb.finfo.num_c);
else if (pdc_btlb.finfo.num_i || pdc_btlb.finfo.num_d)
printf(", %u/%u D/I BTLBs",
pdc_btlb.finfo.num_i, pdc_btlb.finfo.num_d);
printf("\n");
/* sanity against lusers amongst config editors */
if (ca->ca_irq == 31)
sc->sc_ih = cpu_intr_establish(IPL_CLOCK, ca->ca_irq,
cpu_hardclock, NULL /*frame*/, sc->sc_dev.dv_xname);
else
printf ("%s: bad irq %d\n", sc->sc_dev.dv_xname, ca->ca_irq);
}