File: [local] / sys / arch / i386 / include / mpbiosreg.h (download)
Revision 1.1.1.1 (vendor branch), Tue Mar 4 16:06:13 2008 UTC (16 years, 4 months ago) by nbrk
Branch: OPENBSD_4_2_BASE, MAIN
CVS Tags: jornada-partial-support-wip, HEAD Changes since 1.1: +0 -0 lines
Import of OpenBSD 4.2 release kernel tree with initial code to support
Jornada 720/728, StrongARM 1110-based handheld PC.
At this point kernel roots on NFS and boots into vfs_mountroot() and traps.
What is supported:
- glass console, Jornada framebuffer (jfb) works in 16bpp direct color mode
(needs some palette tweaks for non black/white/blue colors, i think)
- saic, SA11x0 interrupt controller (needs cleanup)
- sacom, SA11x0 UART (supported only as boot console for now)
- SA11x0 GPIO controller fully supported (but can't handle multiple interrupt
handlers on one gpio pin)
- sassp, SSP port on SA11x0 that attaches spibus
- Jornada microcontroller (jmcu) to control kbd, battery, etc throught
the SPI bus (wskbd attaches on jmcu, but not tested)
- tod functions seem work
- initial code for SA-1111 (chip companion) : this is TODO
Next important steps, i think:
- gpio and intc on sa1111
- pcmcia support for sa11x0 (and sa1111 help logic)
- REAL root on nfs when we have PCMCIA support (we may use any of supported pccard NICs)
- root on wd0! (using already supported PCMCIA-ATA)
|
/* $OpenBSD: mpbiosreg.h,v 1.3 2005/11/23 09:24:52 mickey Exp $ */
/* $NetBSD: mpbiosreg.h,v 1.1.2.3 2000/02/29 13:17:51 sommerfeld Exp $ */
/*-
* Copyright (c) 2000 The NetBSD Foundation, Inc.
* All rights reserved.
*
* This code is derived from software contributed to The NetBSD Foundation
* by RedBack Networks Inc.
*
* Author: Bill Sommerfeld
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
* must display the following acknowledgement:
* This product includes software developed by the NetBSD
* Foundation, Inc. and its contributors.
* 4. Neither the name of The NetBSD Foundation nor the names of its
* contributors may be used to endorse or promote products derived
* from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef _I386_MPBIOSREG_H_
#define _I386_MPBIOSREG_H_
#define BIOS_BASE (0xf0000)
#define BIOS_SIZE (0x10000)
#define BIOS_COUNT (BIOS_SIZE)
/*
* Multiprocessor config table entry types.
*/
#define MPS_MCT_CPU 0
#define MPS_MCT_BUS 1
#define MPS_MCT_IOAPIC 2
#define MPS_MCT_IOINT 3
#define MPS_MCT_LINT 4
#define MPS_MCT_NTYPES 5
/*
* Interrupt typess
*/
#define MPS_INTTYPE_INT 0
#define MPS_INTTYPE_NMI 1
#define MPS_INTTYPE_SMI 2
#define MPS_INTTYPE_ExtINT 3
#define MPS_INTPO_DEF 0
#define MPS_INTPO_ACTHI 1
#define MPS_INTPO_ACTLO 3
#define MPS_INTPO_SHIFT 0
#define MPS_INTPO_MASK 3
#define MPS_INTTR_DEF 0
#define MPS_INTTR_EDGE 1
#define MPS_INTTR_LEVEL 3
#define MPS_INTTR_SHIFT 2
#define MPS_INTTR_MASK 3
#define MPS_INT(p,t) \
((((p) & MPS_INTPO_MASK) << MPS_INTPO_SHIFT) | \
(((t) & MPS_INTTR_MASK) << MPS_INTTR_SHIFT))
/* MP Floating Pointer Structure */
struct mpbios_fps {
u_int32_t signature;
/* string defined by the Intel MP Spec as identifying the MP table */
#define MP_FP_SIG 0x5f504d5f /* _MP_ */
u_int32_t pap;
u_int8_t length;
u_int8_t spec_rev;
u_int8_t checksum;
u_int8_t mpfb1; /* system configuration */
u_int8_t mpfb2; /* flags */
#define MPFPS_FLAG_IMCR 0x80 /* IMCR present */
u_int8_t mpfb3; /* unused */
u_int8_t mpfb4; /* unused */
u_int8_t mpfb5; /* unused */
};
/* MP Configuration Table Header */
struct mpbios_cth {
u_int32_t signature;
#define MP_CT_SIG 0x504d4350 /* PCMP */
u_int16_t base_len;
u_int8_t spec_rev;
u_int8_t checksum;
u_int8_t oem_id[8];
u_int8_t product_id[12];
u_int32_t oem_table_pointer;
u_int16_t oem_table_size;
u_int16_t entry_count;
u_int32_t apic_address;
u_int16_t ext_len;
u_int8_t ext_cksum;
u_int8_t reserved;
};
struct mpbios_proc {
u_int8_t type;
u_int8_t apic_id;
u_int8_t apic_version;
u_int8_t cpu_flags;
#define PROCENTRY_FLAG_EN 0x01
#define PROCENTRY_FLAG_BP 0x02
u_long cpu_signature;
u_long feature_flags;
u_long reserved1;
u_long reserved2;
};
struct mpbios_bus {
u_int8_t type;
u_int8_t bus_id;
char bus_type[6];
};
struct mpbios_ioapic {
u_int8_t type;
u_int8_t apic_id;
u_int8_t apic_version;
u_int8_t apic_flags;
#define IOAPICENTRY_FLAG_EN 0x01
void *apic_address;
};
struct mpbios_int {
u_int8_t type;
u_int8_t int_type;
u_int16_t int_flags;
u_int8_t src_bus_id;
u_int8_t src_bus_irq;
u_int8_t dst_apic_id;
#define MPS_ALL_APICS 0xff
u_int8_t dst_apic_int;
};
#endif /* !_I386_MPBIOSREG_H_ */