Annotation of sys/arch/mvme68k/dev/memcreg.h, Revision 1.1.1.1
1.1 nbrk 1: /* $OpenBSD: memcreg.h,v 1.4 2003/06/02 05:09:14 deraadt Exp $ */
2:
3: /*
4: * Copyright (c) 1995 Theo de Raadt
5: * All rights reserved.
6: *
7: * Redistribution and use in source and binary forms, with or without
8: * modification, are permitted provided that the following conditions
9: * are met:
10: * 1. Redistributions of source code must retain the above copyright
11: * notice, this list of conditions and the following disclaimer.
12: * 2. Redistributions in binary form must reproduce the above copyright
13: * notice, this list of conditions and the following disclaimer in the
14: * documentation and/or other materials provided with the distribution.
15: *
16: * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
17: * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
18: * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
19: * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
20: * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
21: * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
22: * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
23: * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
24: * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
25: * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
26: */
27:
28: /*
29: * the MEMC's registers are a subset of the MCECC chip
30: */
31: struct memcreg {
32: volatile u_char memc_chipid;
33: volatile u_char xx0[3];
34: volatile u_char memc_chiprev;
35: volatile u_char xx1[3];
36: volatile u_char memc_memconf;
37: #define MEMC_MEMCONF_MSIZ 0x07
38: #define MEMC_MEMCONF_RTOB(x) ((4*1024*1024) << ((x) & MEMC_MEMCONF_MSIZ))
39: volatile u_char xx2[3];
40: volatile u_char memc_x0;
41: volatile u_char xx3[3];
42: volatile u_char memc_x1;
43: volatile u_char xx4[3];
44: volatile u_char memc_baseaddr;
45: volatile u_char xx5[3];
46: volatile u_char memc_control;
47: volatile u_char xx6[3];
48: volatile u_char memc_bclk;
49: volatile u_char xx7[3];
50:
51: /* the following registers only exist on the MCECC */
52: volatile u_char memc_datactl;
53: volatile u_char xx8[3];
54: volatile u_char memc_scrubctl;
55: volatile u_char xx9[3];
56: volatile u_char memc_scrubperh;
57: volatile u_char xx10[3];
58: volatile u_char memc_scrubperl;
59: volatile u_char xx11[3];
60: volatile u_char memc_chipprescale;
61: volatile u_char xx12[3];
62: volatile u_char memc_scrubtime;
63: volatile u_char xx13[3];
64: volatile u_char memc_scrubprescaleh;
65: volatile u_char xx14[3];
66: volatile u_char memc_scrubprescalem;
67: volatile u_char xx15[3];
68: volatile u_char memc_scrubprescalel;
69: volatile u_char xx16[3];
70: volatile u_char memc_scrubtimeh;
71: volatile u_char xx17[3];
72: volatile u_char memc_scrubtimel;
73: volatile u_char xx18[3];
74: volatile u_char memc_scrubaddrhh;
75: volatile u_char xx19[3];
76: volatile u_char memc_scrubaddrhm;
77: volatile u_char xx20[3];
78: volatile u_char memc_scrubaddrlm;
79: volatile u_char xx21[3];
80: volatile u_char memc_scrubaddrll;
81: volatile u_char xx22[3];
82: volatile u_char memc_errlog;
83: volatile u_char xx23[3];
84: volatile u_char memc_errloghh;
85: volatile u_char xx24[3];
86: volatile u_char memc_errloghm;
87: volatile u_char xx25[3];
88: volatile u_char memc_errloglm;
89: volatile u_char xx26[3];
90: volatile u_char memc_errlogll;
91: volatile u_char xx27[3];
92: volatile u_char memc_errsyndrome;
93: volatile u_char xx28[3];
94: volatile u_char memc_defaults1;
95: volatile u_char xx29[3];
96: volatile u_char memc_defaults2;
97: volatile u_char xx30[3];
98: };
99:
100: #define MEMC_CHIPID 0x80
101: #define MCECC_CHIPID 0x81
CVSweb