File: [local] / sys / arch / mvme68k / dev / scc.h (download)
Revision 1.1.1.1 (vendor branch), Tue Mar 4 16:07:42 2008 UTC (16 years, 6 months ago) by nbrk
Branch: OPENBSD_4_2_BASE, MAIN
CVS Tags: jornada-partial-support-wip, HEAD Changes since 1.1: +0 -0 lines
Import of OpenBSD 4.2 release kernel tree with initial code to support
Jornada 720/728, StrongARM 1110-based handheld PC.
At this point kernel roots on NFS and boots into vfs_mountroot() and traps.
What is supported:
- glass console, Jornada framebuffer (jfb) works in 16bpp direct color mode
(needs some palette tweaks for non black/white/blue colors, i think)
- saic, SA11x0 interrupt controller (needs cleanup)
- sacom, SA11x0 UART (supported only as boot console for now)
- SA11x0 GPIO controller fully supported (but can't handle multiple interrupt
handlers on one gpio pin)
- sassp, SSP port on SA11x0 that attaches spibus
- Jornada microcontroller (jmcu) to control kbd, battery, etc throught
the SPI bus (wskbd attaches on jmcu, but not tested)
- tod functions seem work
- initial code for SA-1111 (chip companion) : this is TODO
Next important steps, i think:
- gpio and intc on sa1111
- pcmcia support for sa11x0 (and sa1111 help logic)
- REAL root on nfs when we have PCMCIA support (we may use any of supported pccard NICs)
- root on wd0! (using already supported PCMCIA-ATA)
|
/* $OpenBSD: scc.h,v 1.5 2003/06/02 05:09:14 deraadt Exp $ */
/*
* Copyright (c) 1995 Theo de Raadt
* Copyright (c) 1993 Paul Mackerras.
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/
/*
* SCC I/O register definitions
*/
#define PCLK_FREQ_147 5000000
#define PCLK_FREQ_162 10000000
/*
* physical layout in memory of the SCC chips on the MVME147
*/
struct scc_147 {
u_char cr;
u_char dr;
};
/*
* physical layout in memory of the SCC chips on the MVME162
* (and possibly the MVME172 as well?)
*/
struct scc_162 {
u_char xx1;
u_char cr;
u_char xx2;
u_char dr;
};
struct sccregs {
volatile u_char *s_cr;
volatile u_char *s_dr;
u_char s_val[16];
};
int mc_rev1_bug = 0;
#define ZREAD0(scc) ((*((scc)->s_cr)))
#define ZREAD(scc, n) ((*((scc)->s_cr)) = n, (*((scc)->s_cr)))
#if 1
#define ZREADD(scc) mc_rev1_bug ? (ZWRITE0((scc), 8), ZREAD0((scc))) : ((*((scc)->s_dr)))
#else
#define ZREADD(scc) ((*((scc)->s_dr)))
#endif
#define ZWRITE0(scc, v) ((*((scc)->s_cr)) = (u_char)(v))
#define ZWRITE(scc, n, v) (ZWRITE0(scc, (u_char)n), \
ZWRITE0(scc, (scc)->s_val[n] = (u_char)(v)))
#if 1
#define ZWRITED(scc, v) mc_rev1_bug ? ((ZWRITE0((scc), 8), ZWRITE0((scc), (u_char)(v)))) : \
(((*((scc)->s_dr)) = (u_char)(v)))
#else
#define ZWRITED(scc, v) ((*((scc)->s_dr)) = (u_char)(v))
#endif
#define ZBIS(scc, n, v) (ZWRITE(scc, n, (scc)->s_val[n] | (v)))
#define ZBIC(scc, n, v) (ZWRITE(scc, n, (scc)->s_val[n] & ~(v)))
#define SCC_RXFULL 1 /* bits in rr0 */
#define SCC_TXRDY 4
#define SCC_DCD 8
#define SCC_CTS 0x20
#define SCC_RCVEN 1 /* bits in wr3 */
#define SCC_RTS 2 /* bits in wr5 */
#define SCC_DTR 0x80